What is fall time in CMOS VLSI circuits ?

All Questions › Category: VLSI CMOS › What is fall time in CMOS VLSI circuits ?

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo avatar-default' height='48' width='48' decoding='async'/>

Chetan Shidling asked 5 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo avatar-default' height='48' width='48' decoding='async'/>

chetan shidling answered 5 years ago

Fall time means the time required for a signal to transition from 90% of its maximum value to 10% of its maximum value.