Explain configuration declaration and package declaration in VHDL? All Questions › Category: Verilog › Explain configuration declaration and package declaration in VHDL? 0 Vote Up Vote Down chetan shidling asked 5 years ago I need short information.
chetan shidling