VLSI CMOS Archives - Page 2 of 3 - CS Electrical & Electronics

All Questions › Category: VLSI CMOS

Filter:All Open Resolved Closed Unanswered
What is high to low transition in CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
683 views1 answers0 votes
What is low to high transition in CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
426 views1 answers0 votes
What is full form of NML in CMOS VLSI?
Openchetan shidling asked 5 years ago • VLSI CMOS
301 views0 answers0 votes
What is full form of NMH in CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
482 views1 answers0 votes
What is full form of ViH in CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
633 views1 answers0 votes
What is full form of ViL in inverter dc characteristics of CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
500 views1 answers0 votes
What is full form of VoL in inverter dc characteristics of CMOS VLSI?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
464 views1 answers0 votes
What is full form of VoH in inverter dc characteristics?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
410 views1 answers0 votes
What are companies which are hiring for VLSI engineers?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
442 views1 answers0 votes
What is demand for VLSI engineers?
AnsweredNitin asked 5 years ago • VLSI CMOS
470 views1 answers0 votes
What are the limitation of Dynamic CMOS logic?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
1129 views1 answers0 votes
Explain the working of clocked CMOS logic circuit?
Openchetan shidling asked 5 years ago • VLSI CMOS
564 views0 answers0 votes
Compare static CMOS logic and Pseudo NMOS logic with an example?
Openchetan shidling asked 5 years ago • VLSI CMOS
371 views0 answers0 votes
What is full form of CPL in VLSI CMOS?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
1178 views1 answers0 votes
What is full form of CVSL in VLSI CMOS?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
759 views1 answers0 votes
Draw the Stick-diagram for the Boolean functions?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
433 views0 answers-1 votes
Draw the stick-diagram for the Boolean expression?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
447 views0 answers0 votes
What are the objectives for Euler path and Stick Diagrams?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
663 views1 answers0 votes
Expression for simple delay model for CMOS gates?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
431 views1 answers0 votes
What are the factors by which time delay of the Gate is affected?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
432 views1 answers0 votes
What is the worst case propagation delay of the circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
713 views1 answers0 votes
R = 10K, C=0.1pF, then the buffer will experience a delay of Td ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
429 views1 answers0 votes
What is RC model in CMOS VLSI circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
331 views0 answers0 votes
What is propagation delay in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
414 views1 answers0 votes
What is tpLH and tpHL in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
1078 views1 answers0 votes
What is fall time in CMOS VLSI circuits ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
438 views1 answers0 votes
What is Rise time in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
783 views1 answers0 votes
What is Gate delays in VLSI CMOS circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
303 views0 answers0 votes
What are timing parameters in VLSI?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
417 views1 answers0 votes
Explain the characteristics of
OpenChetan Shidling asked 5 years ago • VLSI CMOS
310 views0 answers0 votes
Realize equations for Full adder, and draw the gate level representation and stick diagram using CMOS logic?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
374 views0 answers0 votes
With a neat diagram, explain the various timing parameters of a CMOS circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
886 views1 answers0 votes
State the objectives which are addressed using Euler’s path to draw stick-diagrams?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
281 views0 answers0 votes
Draw the stick-diagram for the following Boolean expression using Euler’s path?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
460 views0 answers0 votes
Draw the stick diagram of 4:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1253 views0 answers1 votes
Draw the stick-diagram of 2-input NAND gate and 2:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1072 views0 answers0 votes
Which of the following statements is incorrect?
Answeredcs asked 5 years ago • VLSI CMOS
1020 views1 answers0 votes
Which of the following is not an objective for using Euler's path to draw stick diagrams?
Answeredcs asked 5 years ago • VLSI CMOS
405 views1 answers0 votes
Which of the following is not true about Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
388 views1 answers0 votes
In clocked CMOS logic, output in evaluated in?
Answeredcs asked 5 years ago • VLSI CMOS
847 views1 answers0 votes
In the equivalent circuit for PMOS, if the sheet resistance is 20Kohm and width of MOS is 4, then the Drain-Source resistance when the PMOS is ON is numerically equal to?
Answeredcs asked 5 years ago • VLSI CMOS
452 views1 answers0 votes
Pseudo-nMOS has higher pull-up resistance than nMOS device?
Answeredcs asked 5 years ago • VLSI CMOS
432 views1 answers0 votes
Pull Down Network will conduct for all input combinations that requires output Y to be
Answeredcs asked 5 years ago • VLSI CMOS
412 views1 answers0 votes
What is RC Extraction in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
664 views1 answers0 votes
What is full form of DRC in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
410 views1 answers0 votes
What is Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
450 views1 answers0 votes
What is precharge state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
351 views0 answers0 votes
What is evaluate state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
335 views0 answers0 votes
What is Clocked-CMOS logic?
Answeredcs asked 5 years ago • VLSI CMOS
524 views1 answers-1 votes
Difference between dynamic and static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
514 views1 answers0 votes
What is Pseudo NMOS logic in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
572 views1 answers0 votes
What are the types of logic circuits in CMOS?
Answeredcs asked 5 years ago • VLSI CMOS
466 views1 answers0 votes
What type of MOS is preferable for PUN?
Opencs asked 5 years ago • VLSI CMOS
358 views0 answers0 votes
What type of MOS is preferable for PDN?
Opencs asked 5 years ago • VLSI CMOS
347 views0 answers0 votes
What is Complementary Logic design?
Answeredcs asked 5 years ago • VLSI CMOS
418 views1 answers0 votes
What is Complementary Logic design?
Opencs asked 5 years ago • VLSI CMOS
362 views0 answers0 votes
What is dynamic logic design?
Answeredcs asked 5 years ago • VLSI CMOS
759 views1 answers0 votes
What is static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
791 views1 answers0 votes
What is combinational logic and non-regenerative circuits?
Answeredcs asked 5 years ago • VLSI CMOS
581 views1 answers0 votes
The chemical used for shielding the active areas to achieve selective oxide growth?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
419 views0 answers0 votes
« Previous 123 Next »

Share Now