Questions Archives - Page 28 of 36

Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8
All Questions › Category: Questions
Filter:All Open Resolved Closed Unanswered
What is full form of CVSL in VLSI CMOS?
Answeredchetan shidling asked 6 years ago • VLSI CMOS
1383 views1 answers0 votes
What is try and catch blocks in exception handling?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1273 views2 answers0 votes
What is catch block in exception handling?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1172 views1 answers0 votes
What is try block in exception handling in Cpp?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1118 views2 answers0 votes
What is syntax of try and catch block in exception handling in Cpp?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1041 views1 answers0 votes
What is catch keyword in exception handling in C++?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
949 views1 answers0 votes
What is throw keyword in exception handling in C++?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
945 views1 answers0 votes
What is try keyword in exception handling in C++?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1051 views1 answers0 votes
What is exception handling?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1015 views1 answers0 votes
What is an exception?
AnsweredChetan Shidling asked 6 years ago • Cpp Language
1030 views1 answers0 votes
Draw the Stick-diagram for the Boolean functions?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
982 views0 answers-1 votes
Draw the stick-diagram for the Boolean expression?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
1027 views0 answers0 votes
What are the objectives for Euler path and Stick Diagrams?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
1534 views1 answers0 votes
Expression for simple delay model for CMOS gates?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
903 views1 answers0 votes
What are the factors by which time delay of the Gate is affected?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
963 views1 answers0 votes
What is the worst case propagation delay of the circuit?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
1533 views1 answers0 votes
R = 10K, C=0.1pF, then the buffer will experience a delay of Td ?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
893 views1 answers0 votes
What is RC model in CMOS VLSI circuits?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
890 views0 answers0 votes
What is propagation delay in CMOS VLSI circuits?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
890 views1 answers0 votes
What is tpLH and tpHL in CMOS VLSI circuits?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
1896 views1 answers0 votes
What is fall time in CMOS VLSI circuits ?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
920 views1 answers0 votes
What is Rise time in CMOS VLSI circuits?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
1576 views1 answers0 votes
What is Gate delays in VLSI CMOS circuits?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
831 views0 answers0 votes
What are timing parameters in VLSI?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
860 views1 answers0 votes
Explain the characteristics of
OpenChetan Shidling asked 6 years ago • VLSI CMOS
809 views0 answers0 votes
Realize equations for Full adder, and draw the gate level representation and stick diagram using CMOS logic?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
959 views0 answers0 votes
With a neat diagram, explain the various timing parameters of a CMOS circuit?
AnsweredChetan Shidling asked 6 years ago • VLSI CMOS
1687 views1 answers0 votes
State the objectives which are addressed using Euler’s path to draw stick-diagrams?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
787 views0 answers0 votes
Draw the stick-diagram for the following Boolean expression using Euler’s path?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
1043 views0 answers0 votes
Draw the stick diagram of 4:1 MUX ?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
1905 views0 answers1 votes
Draw the stick-diagram of 2-input NAND gate and 2:1 MUX ?
OpenChetan Shidling asked 6 years ago • VLSI CMOS
1606 views0 answers0 votes
Which of the following statements is incorrect?
Answeredcs asked 6 years ago • VLSI CMOS
1547 views1 answers0 votes
What happens when we assign same values in two variables, is their address remains same?
Answeredchetan shidling asked 6 years ago • Python
1256 views2 answers0 votes
How to convert values of int and float into complex number in python?
Answeredchetan shidling asked 6 years ago • Python
1072 views1 answers0 votes
How to convert float value into int value in python?
Answeredchetan shidling asked 6 years ago • Python
1066 views1 answers0 votes
Which of the following is not an objective for using Euler's path to draw stick diagrams?
Answeredcs asked 6 years ago • VLSI CMOS
870 views1 answers0 votes
Which of the following is not true about Latch-up in CMOS circuits?
Answeredcs asked 6 years ago • VLSI CMOS
872 views1 answers0 votes
In clocked CMOS logic, output in evaluated in?
Answeredcs asked 6 years ago • VLSI CMOS
1374 views1 answers0 votes
In the equivalent circuit for PMOS, if the sheet resistance is 20Kohm and width of MOS is 4, then the Drain-Source resistance when the PMOS is ON is numerically equal to?
Answeredcs asked 6 years ago • VLSI CMOS
961 views1 answers0 votes
Pseudo-nMOS has higher pull-up resistance than nMOS device?
Answeredcs asked 6 years ago • VLSI CMOS
898 views1 answers0 votes
Pull Down Network will conduct for all input combinations that requires output Y to be
Answeredcs asked 6 years ago • VLSI CMOS
918 views1 answers0 votes
What is RC Extraction in CMOS VLSI?
Answeredcs asked 6 years ago • VLSI CMOS
1189 views1 answers0 votes
What is full form of DRC in CMOS VLSI?
Answeredcs asked 6 years ago • VLSI CMOS
913 views1 answers0 votes
What is Latch-up in CMOS circuits?
Answeredcs asked 6 years ago • VLSI CMOS
939 views1 answers0 votes
What is precharge state in CMOS Dynamic logic?
Opencs asked 6 years ago • VLSI CMOS
885 views0 answers0 votes
What is evaluate state in CMOS Dynamic logic?
Opencs asked 6 years ago • VLSI CMOS
833 views0 answers0 votes
What is Clocked-CMOS logic?
Answeredcs asked 6 years ago • VLSI CMOS
1112 views1 answers-1 votes
Difference between dynamic and static logic design?
Answeredcs asked 6 years ago • VLSI CMOS
1057 views1 answers0 votes
What is Pseudo NMOS logic in CMOS VLSI?
Answeredcs asked 6 years ago • VLSI CMOS
1157 views1 answers0 votes
What are the types of logic circuits in CMOS?
Answeredcs asked 6 years ago • VLSI CMOS
939 views1 answers0 votes
What type of MOS is preferable for PUN?
Opencs asked 6 years ago • VLSI CMOS
854 views0 answers0 votes
What type of MOS is preferable for PDN?
Opencs asked 6 years ago • VLSI CMOS
870 views0 answers0 votes
What is Complementary Logic design?
Answeredcs asked 6 years ago • VLSI CMOS
870 views1 answers0 votes
What is Complementary Logic design?
Opencs asked 6 years ago • VLSI CMOS
907 views0 answers0 votes
What is dynamic logic design?
Answeredcs asked 6 years ago • VLSI CMOS
1541 views1 answers0 votes
What is static logic design?
Answeredcs asked 6 years ago • VLSI CMOS
1583 views1 answers0 votes
What is combinational logic and non-regenerative circuits?
Answeredcs asked 6 years ago • VLSI CMOS
1052 views1 answers0 votes
Can i get job after doing course of AWS?
Opencs asked 6 years ago • Cloud Computing
998 views0 answers0 votes
Why Ajax has been made?
Answeredcs asked 6 years ago • Web Development
899 views1 answers0 votes
What languages is AJAX a mixture of?
Answeredcs asked 6 years ago • Web Development
1011 views1 answers0 votes
« Previous 1…26 272829 30…36 Next »