Difference between dynamic and static logic design?

All Questions › Category: VLSI CMOS › Difference between dynamic and static logic design?
0 Vote Up Vote Down
cs asked 4 years ago

I need short information.

1 Answers
0 Vote Up Vote Down
cs answered 4 years ago
  1. In the static logic circuits, the output is valid so long as the inputs are well defined.
  2. A dynamic logic circuit, on the other hand, gives a result at the output that is only valid for a short period of time.
  3. If the result is not used immediately, the voltage may change in time and give an incorrect output value.