Expression for simple delay model for CMOS gates?

Warning: Trying to access array offset on false in /home3/indiakep/public_html/wp-content/plugins/dw-question-answer/inc/Template.php on line 8

All Questions › Category: VLSI CMOS › Expression for simple delay model for CMOS gates?

0 Vote Up Vote Down

Chetan Shidling asked 6 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

chetan shidling answered 6 years ago

tp = tint + tload Cload

Where;
tint is intrinsic delay
tload is load dependent delay
Cload capacitive load due to fan out and interconnecting wires.