Skip to content
  • Home
  • Blogs
  • QNA
    • Community
    • Ask
    • Questions
  • Explore
    • Tools
    • Computer Science
    • Electrical
    • Electronics
    • Digital Marketing
    • Technology
    • Hiring Process
    • Interview Questions
    • Roadmap
    • Comparison
    • What Is
    • Project
    • Top Things
    • TechNews
  • News?
  • Login
newlogo of cs Electrical And Elect
  • Home
  • Blogs
  • QNA
    • Community
    • Ask
    • Questions
  • Explore
    • Tools
    • Computer Science
    • Electrical
    • Electronics
    • Digital Marketing
    • Technology
    • Hiring Process
    • Interview Questions
    • Roadmap
    • Comparison
    • What Is
    • Project
    • Top Things
    • TechNews
  • News?
  • Login

Expression for simple delay model for CMOS gates?

All Questions › Category: VLSI CMOS › Expression for simple delay model for CMOS gates?
0 Vote Up Vote Down
Chetan Shidling asked 5 years ago

I need short information.

1 Answers
0 Vote Up Vote Down
chetan shidling answered 5 years ago

tp = tint + tload  Cload
 
Where;
tint is intrinsic delay
tload is load dependent delay
Cload capacitive load due to fan out and interconnecting wires.

Proudly powered by WordPress | RealEstate Pack Lite by Wp Theme Space.

WhatsApp us