How to avoid Latch-up in CMOS circuits?

All Questions › How to avoid Latch-up in CMOS circuits?

0 Vote Up Vote Down

cs asked 5 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

cs answered 5 years ago

1. An increase in substrate doping levels with a consequent drop in the value of Rs.
2. reducing RP by control of fabrication parameters and by ensuring a low contact resistance to Vss.
3. other more elaborate measures such as the introduction of guard rings.