Identify the step in a design flow that generates a Gate level net list?

All Questions › Category: VLSI CMOS › Identify the step in a design flow that generates a Gate level net list?

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/72e7abc8c14a8c6f29e6974efa23cf6b?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/72e7abc8c14a8c6f29e6974efa23cf6b?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo' height='48' width='48' decoding='async'/>

Chetan Shidling Staff asked 5 years ago

Options:

a. Synthesis
b. Simulation
c. Extraction
d. Floorplanning

1 Answers

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/72e7abc8c14a8c6f29e6974efa23cf6b?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/72e7abc8c14a8c6f29e6974efa23cf6b?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo' height='48' width='48' decoding='async'/>

Chetan Shidling Staff answered 5 years ago

Option a is the answer.