vhdl All Questions › Category: Questions › vhdl 0 Vote Up Vote Down Akshita asked 3 years ago Two \\\\\\\\”always@ modules are communicating with each other using \\\\\\\\”ready\\\\\\\\” and \\\\\\\\”acknowledgment\\\\\\\\” signals. Design the system using HDL so that smooth communication takes place using the handshake mechanism.
Akshita