1 Answers
The limitations of dynamic CMOS logic are:
- It requires a clock for the correct working of the circuit.
- To obtain the faster switching speed the load capacitance value should be low.
- The output in dynamic cmos logic is valid for a short amount of time after the result is produced.