What is static logic design?

All Questions › Category: VLSI CMOS › What is static logic design?

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo avatar-default' height='48' width='48' decoding='async'/>

cs asked 4 years ago

I need short information.

1 Answers

0 Vote Up Vote Down

<img alt='' src='https://secure.gravatar.com/avatar/?s=48&d=mm&r=g' srcset='https://secure.gravatar.com/avatar/?s=96&d=mm&r=g 2x' class='avatar avatar-48 photo avatar-default' height='48' width='48' decoding='async'/>

cs answered 4 years ago

At every point of time, each gate output is either connected to VDD or VSS via a low resistance path.