Which of the following is not true about Latch-up in CMOS circuits?

All Questions › Category: VLSI CMOS › Which of the following is not true about Latch-up in CMOS circuits?
0 Vote Up Vote Down
cs asked 5 years ago

Options

  1. It is an irreversible process
  2. It is due to the low resistance path from VDD to VSS
  3. It can be prevented by Guard rings
  4. It is possible to control the device current in Latch-up mode
1 Answers
0 Vote Up Vote Down
cs answered 5 years ago

The correct answer is It is possible to control the device current in Latch-up mode