Which of the following is not true about Latch-up in CMOS circuits?
Options
- It is an irreversible process
- It is due to the low resistance path from VDD to VSS
- It can be prevented by Guard rings
- It is possible to control the device current in Latch-up mode