module mealyprog_tb;
// Inputs
reg CLK;
reg RST;
reg x;
// Outputs
wire z;
// Instantiate the Unit Under Test (UUT)
mealyprog uut (
.CLK(CLK),
.RST(RST),
.x(x),
.z(z)
);
initial begin
// Initialize Inputs
CLK = 0;
RST = 0;
x = 0;
// Wait 100 ns for global reset to finish
#100;
// Add stimulus here
#10 x=1;
#10 x=0;
#10 x=0;
#10 x=1;
#10 x=1;
#10 x=0;
#10 x=1;
#10 x=0;
#10 x=0;
#10 x=0;
#10 x=1;
#10 x=1;
end
always @(x)
begin
forever #5 CLK=~CLK;
end
endmodule
//TEST BENCH
module mealyprog_tb;
// Inputs
reg CLK;
reg RST;
reg x;
// Outputs
wire z;
// Instantiate the Unit Under Test (UUT)
mealyprog uut (
.CLK(CLK),
.RST(RST),
.x(x),
.z(z)
);
initial begin
// Initialize Inputs
CLK = 0;
RST = 0;
x = 0;
// Wait 100 ns for global reset to finish
#100;
// Add stimulus here
#10 x=1;
#10 x=0;
#10 x=0;
#10 x=1;
#10 x=1;
#10 x=0;
#10 x=1;
#10 x=0;
#10 x=0;
#10 x=0;
#10 x=1;
#10 x=1;
end
always @(x)
begin
forever #5 CLK=~CLK;
end
endmodule