Questions Archives - Page 70 of 78 - CS Electrical & Electronics

All Questions › Category: Questions

Filter:All Open Resolved Closed Unanswered
What is catch block in exception handling?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
464 views1 answers0 votes
What is try block in exception handling in Cpp?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
484 views2 answers0 votes
What is syntax of try and catch block in exception handling in Cpp?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
516 views1 answers0 votes
What is catch keyword in exception handling in C++?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
393 views1 answers0 votes
What is throw keyword in exception handling in C++?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
387 views1 answers0 votes
What is try keyword in exception handling in C++?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
470 views1 answers0 votes
What is exception handling?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
423 views1 answers0 votes
What is an exception?
AnsweredChetan Shidling asked 5 years ago • Cpp Language
414 views1 answers0 votes
Draw the Stick-diagram for the Boolean functions?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
396 views0 answers-1 votes
Draw the stick-diagram for the Boolean expression?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
414 views0 answers0 votes
What are the objectives for Euler path and Stick Diagrams?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
581 views1 answers0 votes
Expression for simple delay model for CMOS gates?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
393 views1 answers0 votes
What are the factors by which time delay of the Gate is affected?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
377 views1 answers0 votes
What is the worst case propagation delay of the circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
628 views1 answers0 votes
R = 10K, C=0.1pF, then the buffer will experience a delay of Td ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
390 views1 answers0 votes
What is RC model in CMOS VLSI circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
297 views0 answers0 votes
What is propagation delay in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
370 views1 answers0 votes
What is tpLH and tpHL in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
982 views1 answers0 votes
What is fall time in CMOS VLSI circuits ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
394 views1 answers0 votes
What is Rise time in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
707 views1 answers0 votes
What is Gate delays in VLSI CMOS circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
276 views0 answers0 votes
What are timing parameters in VLSI?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
373 views1 answers0 votes
Explain the characteristics of
OpenChetan Shidling asked 5 years ago • VLSI CMOS
276 views0 answers0 votes
Realize equations for Full adder, and draw the gate level representation and stick diagram using CMOS logic?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
337 views0 answers0 votes
With a neat diagram, explain the various timing parameters of a CMOS circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
795 views1 answers0 votes
State the objectives which are addressed using Euler’s path to draw stick-diagrams?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
248 views0 answers0 votes
Draw the stick-diagram for the following Boolean expression using Euler’s path?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
428 views0 answers0 votes
Draw the stick diagram of 4:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1160 views0 answers1 votes
Draw the stick-diagram of 2-input NAND gate and 2:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1045 views0 answers0 votes
Which of the following statements is incorrect?
Answeredcs asked 5 years ago • VLSI CMOS
974 views1 answers0 votes
What happens when we assign same values in two variables, is their address remains same?
Answeredchetan shidling asked 5 years ago • Python
549 views2 answers0 votes
How to convert values of int and float into complex number in python?
Answeredchetan shidling asked 5 years ago • Python
431 views1 answers0 votes
How to convert float value into int value in python?
Answeredchetan shidling asked 5 years ago • Python
430 views1 answers0 votes
Which of the following is not an objective for using Euler's path to draw stick diagrams?
Answeredcs asked 5 years ago • VLSI CMOS
371 views1 answers0 votes
Which of the following is not true about Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
348 views1 answers0 votes
In clocked CMOS logic, output in evaluated in?
Answeredcs asked 5 years ago • VLSI CMOS
785 views1 answers0 votes
In the equivalent circuit for PMOS, if the sheet resistance is 20Kohm and width of MOS is 4, then the Drain-Source resistance when the PMOS is ON is numerically equal to?
Answeredcs asked 5 years ago • VLSI CMOS
412 views1 answers0 votes
Pseudo-nMOS has higher pull-up resistance than nMOS device?
Answeredcs asked 5 years ago • VLSI CMOS
392 views1 answers0 votes
Pull Down Network will conduct for all input combinations that requires output Y to be
Answeredcs asked 5 years ago • VLSI CMOS
370 views1 answers0 votes
What is RC Extraction in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
611 views1 answers0 votes
What is full form of DRC in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
375 views1 answers0 votes
What is Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
406 views1 answers0 votes
What is precharge state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
325 views0 answers0 votes
What is evaluate state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
304 views0 answers0 votes
What is Clocked-CMOS logic?
Answeredcs asked 5 years ago • VLSI CMOS
474 views1 answers-1 votes
Difference between dynamic and static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
466 views1 answers0 votes
What is Pseudo NMOS logic in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
533 views1 answers0 votes
What are the types of logic circuits in CMOS?
Answeredcs asked 5 years ago • VLSI CMOS
432 views1 answers0 votes
What type of MOS is preferable for PUN?
Opencs asked 5 years ago • VLSI CMOS
329 views0 answers0 votes
What type of MOS is preferable for PDN?
Opencs asked 5 years ago • VLSI CMOS
305 views0 answers0 votes
What is Complementary Logic design?
Answeredcs asked 5 years ago • VLSI CMOS
381 views1 answers0 votes
What is Complementary Logic design?
Opencs asked 5 years ago • VLSI CMOS
325 views0 answers0 votes
What is dynamic logic design?
Answeredcs asked 5 years ago • VLSI CMOS
686 views1 answers0 votes
What is static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
701 views1 answers0 votes
What is combinational logic and non-regenerative circuits?
Answeredcs asked 5 years ago • VLSI CMOS
534 views1 answers0 votes
Can i get job after doing course of AWS?
Opencs asked 5 years ago • Cloud Computing
349 views0 answers0 votes
Why Ajax has been made?
Answeredcs asked 5 years ago • Web Development
395 views1 answers0 votes
What languages is AJAX a mixture of?
Answeredcs asked 5 years ago • Web Development
446 views1 answers0 votes
I want to make website, how to make?
Opencs asked 5 years ago • Web Development
384 views0 answers0 votes
What are the various applications of IoT?
Opencs asked 5 years ago • IoT
411 views0 answers0 votes
« Previous 1…68 697071 72…78 Next »

Share Now