Electronics Archives - Page 28 of 32 - CS Electrical & Electronics

All Questions › Category: Electronics

Filter:All Open Resolved Closed Unanswered
What is Crankshaft angular position/RPM sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
571 views1 answers0 votes
What is exhaust gas oxygen concentration sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
522 views1 answers0 votes
What is mass air flow rate sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
562 views1 answers0 votes
Why temperature sensor is used in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
632 views1 answers0 votes
What is throttle position sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
481 views1 answers0 votes
What is vehicle speed sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
481 views1 answers0 votes
What is wheel speed sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
541 views1 answers0 votes
What is Engine speed sensor in vehicle?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
765 views1 answers0 votes
What are the types of sensors and actuators used in automotive industry?
Answeredchetan shidling asked 5 years ago • Automotive Electronics
503 views1 answers0 votes
Difference between manual and automatic transmission system !
AnsweredChetan Shidling asked 5 years ago • Automotive Electronics
579 views1 answers0 votes
What are the limitation of Dynamic CMOS logic?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
1130 views1 answers0 votes
Explain the working of clocked CMOS logic circuit?
Openchetan shidling asked 5 years ago • VLSI CMOS
565 views0 answers0 votes
Compare static CMOS logic and Pseudo NMOS logic with an example?
Openchetan shidling asked 5 years ago • VLSI CMOS
373 views0 answers0 votes
What is full form of CPL in VLSI CMOS?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
1179 views1 answers0 votes
What is full form of CVSL in VLSI CMOS?
Answeredchetan shidling asked 5 years ago • VLSI CMOS
761 views1 answers0 votes
Draw the Stick-diagram for the Boolean functions?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
434 views0 answers-1 votes
Draw the stick-diagram for the Boolean expression?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
448 views0 answers0 votes
What are the objectives for Euler path and Stick Diagrams?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
664 views1 answers0 votes
Expression for simple delay model for CMOS gates?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
433 views1 answers0 votes
What are the factors by which time delay of the Gate is affected?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
433 views1 answers0 votes
What is the worst case propagation delay of the circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
716 views1 answers0 votes
R = 10K, C=0.1pF, then the buffer will experience a delay of Td ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
430 views1 answers0 votes
What is RC model in CMOS VLSI circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
332 views0 answers0 votes
What is propagation delay in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
415 views1 answers0 votes
What is tpLH and tpHL in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
1078 views1 answers0 votes
What is fall time in CMOS VLSI circuits ?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
439 views1 answers0 votes
What is Rise time in CMOS VLSI circuits?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
784 views1 answers0 votes
What is Gate delays in VLSI CMOS circuits?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
304 views0 answers0 votes
What are timing parameters in VLSI?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
417 views1 answers0 votes
Explain the characteristics of
OpenChetan Shidling asked 5 years ago • VLSI CMOS
311 views0 answers0 votes
Realize equations for Full adder, and draw the gate level representation and stick diagram using CMOS logic?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
374 views0 answers0 votes
With a neat diagram, explain the various timing parameters of a CMOS circuit?
AnsweredChetan Shidling asked 5 years ago • VLSI CMOS
887 views1 answers0 votes
State the objectives which are addressed using Euler’s path to draw stick-diagrams?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
282 views0 answers0 votes
Draw the stick-diagram for the following Boolean expression using Euler’s path?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
460 views0 answers0 votes
Draw the stick diagram of 4:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1255 views0 answers1 votes
Draw the stick-diagram of 2-input NAND gate and 2:1 MUX ?
OpenChetan Shidling asked 5 years ago • VLSI CMOS
1073 views0 answers0 votes
Which of the following statements is incorrect?
Answeredcs asked 5 years ago • VLSI CMOS
1020 views1 answers0 votes
Which of the following is not an objective for using Euler's path to draw stick diagrams?
Answeredcs asked 5 years ago • VLSI CMOS
406 views1 answers0 votes
Which of the following is not true about Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
389 views1 answers0 votes
In clocked CMOS logic, output in evaluated in?
Answeredcs asked 5 years ago • VLSI CMOS
848 views1 answers0 votes
In the equivalent circuit for PMOS, if the sheet resistance is 20Kohm and width of MOS is 4, then the Drain-Source resistance when the PMOS is ON is numerically equal to?
Answeredcs asked 5 years ago • VLSI CMOS
453 views1 answers0 votes
Pseudo-nMOS has higher pull-up resistance than nMOS device?
Answeredcs asked 5 years ago • VLSI CMOS
433 views1 answers0 votes
Pull Down Network will conduct for all input combinations that requires output Y to be
Answeredcs asked 5 years ago • VLSI CMOS
413 views1 answers0 votes
What is RC Extraction in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
665 views1 answers0 votes
What is full form of DRC in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
411 views1 answers0 votes
What is Latch-up in CMOS circuits?
Answeredcs asked 5 years ago • VLSI CMOS
452 views1 answers0 votes
What is precharge state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
353 views0 answers0 votes
What is evaluate state in CMOS Dynamic logic?
Opencs asked 5 years ago • VLSI CMOS
336 views0 answers0 votes
What is Clocked-CMOS logic?
Answeredcs asked 5 years ago • VLSI CMOS
525 views1 answers-1 votes
Difference between dynamic and static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
515 views1 answers0 votes
What is Pseudo NMOS logic in CMOS VLSI?
Answeredcs asked 5 years ago • VLSI CMOS
574 views1 answers0 votes
What are the types of logic circuits in CMOS?
Answeredcs asked 5 years ago • VLSI CMOS
466 views1 answers0 votes
What type of MOS is preferable for PUN?
Opencs asked 5 years ago • VLSI CMOS
359 views0 answers0 votes
What type of MOS is preferable for PDN?
Opencs asked 5 years ago • VLSI CMOS
348 views0 answers0 votes
What is Complementary Logic design?
Answeredcs asked 5 years ago • VLSI CMOS
419 views1 answers0 votes
What is Complementary Logic design?
Opencs asked 5 years ago • VLSI CMOS
363 views0 answers0 votes
What is dynamic logic design?
Answeredcs asked 5 years ago • VLSI CMOS
759 views1 answers0 votes
What is static logic design?
Answeredcs asked 5 years ago • VLSI CMOS
792 views1 answers0 votes
What is combinational logic and non-regenerative circuits?
Answeredcs asked 5 years ago • VLSI CMOS
582 views1 answers0 votes
Where does the switching ripple of the inductor current flow?
OpenChetan Shidling asked 5 years ago • Power Electronics
317 views0 answers0 votes
« Previous 1…26 272829 30…32 Next »

Share Now